

12-09-99

A

PATENT

Attorney Docket No: 005702-20051

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Tomoharu TANAKA

Serial No: Not assigned

Filed: December 8, 1999

For: FLASH MEMORY CONTROL METHOD, FLASH MEMORY
SYSTEM USING THE CONTROL METHOD AND FLASH
MEMORY DEVICE USING CONTROL METHOD

Art Unit: Not assigned

Examiner: Not assigned

JC584 U.S. PTO
09/456340
12/08/99CERTIFICATE OF MAILING VIA U.S. EXPRESS MAIL"Express Mail" Mailing Label No. EL 438 938 075 US

Date of Deposit: December 8, 1999

Box PATENT APPLICATION

Assistant Commissioner for Patents

Washington, D.C. 20231

Dear Sir:

I hereby certify that

- ☒ two copies of a letter of transmittal
- ☒ check in amount of \$ 1810 as filing fee
- ☒ patent application (51 page(s) of specification; 22 claim(s); 1 page(s) of abstract
- ☒ 8 sheet(s) of formal drawings
- ☒ executed Declaration and Power of Attorney
- ☒ assignment of the invention to KABUSHIKI KAISHA TOSHIBA
- ☒ Associate Power of Attorney
- ☒ return postcard

are being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service with sufficient postage under 37 C.F.R. § 1.10 on the date indicated above and are addressed to:

Box PATENT APPLICATION

Assistant Commissioner for Patents

Washington, D.C. 20231.

Date: December 8, 1999

10100 Santa Monica Blvd., 22nd Floor
Los Angeles, California 90067-4164
Telephone: 310-282-2000
Facsimile: 310-282-2192

Sal Hernandez

Name of person mailing papers

Sal Hernandez
Signature

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Tomoharu TANAKA

Serial No: Not assigned

Filed: December 8, 1999

For: FLASH MEMORY CONTROL METHOD, FLASH MEMORY
SYSTEM USING THE CONTROL METHOD AND FLASH
MEMORY DEVICE USING CONTROL METHOD

Box PATENT APPLICATION

Assistant Commissioner for Patents

Washington, D.C. 20231

Dear Sir:

Transmitted herewith for filing is the patent application identified above.

- ☒ 8 sheet(s) of drawings (☒ formal ☐ informal) is(are) enclosed.
- ☒ 51 page(s) of specification and 1 page(s) of abstract of the invention are enclosed.
- ☒ An assignment of the invention to KABUSHIKI KAISHA TOSHIBA ☒ is enclosed ☐ will follow.
- ☒ An associate power of attorney ☒ is enclosed ☐ will follow.
- ☐ A verified statement to establish small entity status under 37 C.F.R. §§ 1.9 & 1.27 is enclosed.
- ☒ Declaration and Power of Attorney ☒ is enclosed ☐ will follow.
- ☐ A certified copy of Japanese Patent Application No. 10-351435 filed December 10, 1998 from which priority is claimed under 35 U.S.C. § 119 will follow.
- ☐ IDS enclosed (☐ with references).
- ☐ Preliminary Amendment is enclosed.

CALCULATION OF FEES

ITEM		TOTAL NO. OF CLAIMS		NO. OF CLAIMS OVER BASE	LG/SM \$ ENTITY FEE		\$ AMOUNT	\$ FEE
A	TOTAL CLAIMS FEE	22	-20	2	LG=\$18 SM=\$9	\$18	36	
B	INDEPENDENT CLAIMS FEE*	16	-3	13	LG=\$78 SM=\$39	\$78	1014	
C	SUBTOTAL - ADDITIONAL CLAIMS FEE (ADD FINAL COLUMN IN LINES A + B)							\$ 1050
D	MULTIPLE-DEPENDENT CLAIMS FEE					LARGE ENTITY FEE = \$260 SMALL ENTITY FEE = \$130		\$ 0
E	BASIC FEE					LARGE ENTITY FEE = \$760 SMALL ENTITY FEE = \$380		\$ 760
F	TOTAL FILING FEE (ADD TOTALS FOR LINES C, D, AND E)							\$ 1810
G	ASSIGNMENT RECORDING FEE							\$ 40
	*LIST INDEPENDENT CLAIMS 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 14, 18, 19, 20, 21 and 22							

"Continued on Second Page"

- ☒ A check in the amount of \$ 1810 to cover the filing fee is enclosed.
- ☒ A check in the amount of \$ 40 to cover Assignment Recordation fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge any deficiency for the following fees associated with this communication or credit any overpayment to Deposit Account No. 12-1820. **A copy of this sheet is enclosed.**

☒ Any additional filing fees required under 37 C.F.R. § 1.16

☒ Any patent application processing fees under 37 C.F.R. § 1.17

Please associate this application with the attorneys of record and with the correspondence address recorded for Customer No. 22335.

Date: December 8, 1999

Respectfully submitted,
LOEB & LOEB LLP

By: 

William H. Wright

Registration No. 36,312

Attorney for Applicant(s)

10100 Santa Monica Blvd., 22nd Floor
Los Angeles, California 90067-4164
Telephone: 310-282-2000
Facsimile: 310-282-2192

- 1 -

TITLE OF THE INVENTION

FLASH MEMORY CONTROL METHOD, FLASH MEMORY SYSTEM USING
THE CONTROL METHOD AND FLASH MEMORY DEVICE USING THE
CONTROL METHOD

5

BACKGROUND OF THE INVENTION

This invention relates to a method of controlling a
flash memory. It also relates to a flash memory system
and a flash memory device using such a control method.

10

Hard disk devices are popularly used as computer
memory devices that are available at low cost relative
to the memory capacity they provide. In many hard
disks, file data are written and read out on a unit by
unit basis and the unit is referred to as sector (e.g.,
512 bytes).

15

Hard disks can give rise to errors due to a scar
and/or particles of dirt that make it no longer
possible to carry out the normal operation of writing
data into or retrieving data from a sector. However,
such errors can be detected and corrected by adding an
annex data referred to as error check code to each
file data. With the use of an error check code, the
presence or absence of an error in a file data can be
detected by using the file data and the error check
code. If there is an error, then it can be corrected.

20

25

In many file management systems that are used for
computers, a larger unit is formed by a plurality of
sectors so that file data are mostly controlled on a

cluster basis on the computer.

A hard disk consumes electric power at a relatively high rate for driving its motor. Additionally, vibrations generated by the motor can damage the disk and hence its reliability. Flash memories are introduced to bypass this problem. A flash memory consumes power at a lower rate and can withstand vibrations. Additionally, it does not require a power back up system comprising batteries. Thus, flash memories are popularly used in portable electronic equipment.

As far as this patent application is concerned, a memory device using a flash memory is referred to as flash memory system. In many instances, a flash memory is designed to operate just like a hard disk from the viewpoint of computer.

In other words, a flash memory system is operated in such a manner that a hard disk driver is driven for operation. This is because it is a great advantage for any computers to be able to access a hard disk and a flash memory without discrimination.

To do this, the computer is required to be able to write data into and read data from a flash memory on a sector basis. In other words, a flash memory is required to be provided with a data register that can temporarily store data by a volume to be collectively stored in a sector. Then, a volume of data to be

written into and read from a sector will be collectively handled by the computer. This technique is well known and a system adapted to collectively write data into and read data from a sector can operate at high speed.

NAND type flash memories are known to be particularly adapted to the above technique. With an NAND type flash memory, for instance, data can be collectively written into and read from a sector by 528 bytes and four sectors may form a cluster. Then, data can be collectively erased on a cluster by cluster basis.

When the data stored in a cluster are erased in a flash memory system comprising an NAND type flash memory, the computer checks if all the data in the memory cells of the cluster have been erased or not (an operation including VERIFY/ERASE). If there is a memory cell in the cluster where a data has not been erased and remains there, the cluster is deemed as faulty and the cluster is disabled.

Similarly, when data are written into a sector, the computer checks if data are written correctly into all the memory cells or not (an operation including VERIFY/WRITE). If there is a memory cell in the sector where a data cannot be written, the sector is deemed as faulty and the cluster containing the sector is disabled.

Redundant clusters are provided in order to replace disabled clusters. When the number of disabled clusters exceeds a given level, it is no longer possible to replace a disabled cluster and the entire flash memory becomes faulty.

Multi-valued NAND type flash memories where a plurality of threshold voltages, e.g., four threshold voltages, are provided for each memory cell and a 2-bit data is written there are known. Such flash memories require a rigorous control of threshold voltage values far more than any ordinary NAND type flash memories. Thus, such flash memories can show a higher rate of appearance of faulty memory cells than any ordinary NAND type flash memories because their data retaining performance can often degrade.

In view of this problem, flash memory systems comprising a multi-valued NAND type flash memory are required to reliably detect and correct errors. When the data stored in a cluster are erased in such a flash memory system, the computer also checks if all the data in the memory cells of the cluster have been erased or not (an operation including VERIFY/ERASE). If there is a memory cell in the cluster where a data has not been erased and remains there, the cluster is deemed as faulty and the cluster is disabled.

Similarly, when data are written into a sector, the computer checks if data are written correctly into all

the memory cells or not (an operation including
VERIFY/WRITE). If there is a memory cell in the sector
where a data cannot be written, the sector is deemed as
faulty and the cluster containing the sector is
5 disabled.

As described above, because of the provision of
error check codes that are annexed to data in a system
where a plurality of memory cells can be checked for
error detection and error correction, only a single
10 faulty memory cell disables the entire cluster for any
operation of erasing and writing data before the system
operates in an error detection/correction mode.

In other words, while the memory system may be
relieved of a faulty condition, it can often give rise
15 to a faulty sector or a faulty cluster and consequently
a large disabled memory area that can leads to a system
fault.

In view of the above identified circumstances, it
is therefore the object of the present invention to
20 provide a flash memory system that can correct errors
in such a way that any unnecessary expansion of
disabled memory areas is effectively prevented.

BRIEF SUMMARY OF THE INVENTION

(1) A method of controlling a flash memory system
25 according to the present invention comprises: modifying
the data of a group of memory units, each having a
plurality of flash memory cells adapted to erasing data

therefrom and writing data therein; checking for the presence or absence of an error of not properly modifying the data of the group of memory units; and determining the completion of proper modification of the data of the group of memory units provided that an error is detected and the error can be corrected.

(2) A method of controlling a flash memory system according to the present invention comprises: erasing the data written in a group of memory units, each having a plurality of flash memory cells adapted to erasing data therefrom and writing data therein; reading the data written in the group of memory units having the data erased and checking the completion of proper erasure of the data; counting the number of errors of not being properly erased provided that the data are not properly erased as a result of the checking step; and determining the completion of proper erasure of the data of the group of memory units provided that the counted number of errors is within a correctable range.

(3) A method of controlling a flash memory system according to the present invention comprises: writing data in a group of memory units, each having a plurality of flash memory cells adapted to erasing data therefrom and writing data therein; reading the data written in the group of memory units and checking the completion of proper writing of the data; counting the

number of errors of not being properly written provided that the data are not properly written as a result of the checking step; and determining the completion of proper writing of the data of the group of memory units provided that the counted number of errors is within a correctable range.

(4) A flash memory system according to the present invention comprises: a group of memory units, each having a plurality of flash memory cells adapted to erasing data therefrom and writing data therein; an error detection/correction unit for reading the data written in the group of memory unit and detecting/correcting errors up to a predetermined number; an error judgement section for counting the number of errors detected by the error detection/correction unit and determining the completion of proper data modification of data provided that the number of errors detected by the error detection/correction unit is not greater than the predetermined number.

(5) A flash memory system according to the present invention comprises: a memory cluster having a plurality of flash memory cells adapted to erasing data therefrom and writing data therein; at least one or more than one memory sectors constituting the memory cluster; a flash memory control unit for ordering erasure of the data written in the memory cluster; an

error detection/correction unit for detecting erase errors in the data read from the memory cluster and correcting erase errors up to n attributable to memory cells; an error judgement section for counting the erase errors of each memory sector and determining the completion of proper data erasure provided that the number of memory cells storing unerased data is not greater than m ($1 \leq m \leq n$) in each and every memory sector.

(6) A flash memory system according to the present invention comprises: a memory cluster having a plurality of flash memory cells adapted to erasing data therefrom and writing data therein; at least one or more than one memory sectors constituting the memory cluster; a flash memory control unit for ordering erasure of the data written in the memory cluster; an error detection/correction unit for detecting erase errors in the data read from the memory cluster and correcting erase errors up to n symbols (1 symbol = k bits, $k \geq 2$) attributable to the data; a counter unit for counting the number of symbols showing erase errors and contained in each memory sector; an error judgement section for determining the completion of proper data modification provided that the number of symbols showing erase errors is not greater than m ($1 \leq m \leq n$) in each and every memory sector.

(7) A flash memory system according to the present invention comprises: a memory cluster comprising a

plurality of external flash memory cells; at least one or more than one memory sectors constituting the memory cluster; a flash memory control unit for ordering writing of the data in the memory sectors; an error detection/correction unit for detecting errors in the data read from the memory cluster and correcting erase errors up to n attributable to flash memory cells; an error judgement section for counting the number of memory cells defective in terms of writing and contained in each memory sector and determining the completion of proper data writing provided that the number of memory cells defective in terms of writing is not greater than n in each and every memory sector.

(8) A flash memory system according to the present invention comprises: memory sectors having a plurality of flash memory cells; a flash memory control unit for ordering writing of the data in each of the memory sectors; an error detection/correction unit for detecting write errors in the data read from the memory cluster and correcting write errors up to n symbols ($1 \text{ symbol} = k \text{ bits}, k \geq 2$) attributable to the data; an error judgement section for counting the number of symbols defective in terms of writing as detected by the detection unit aid and determining the completion of proper data modification provided that the number of symbols showing errors is not greater than m ($1 \leq m \leq n$) in each and every memory sector.

(9) A flash memory system according to the present invention comprises: a memory cluster comprising a plurality of external flash memory cells; at least one or more than one memory sectors constituting the memory cluster; a flash memory control unit for ordering writing of the data in the memory sectors; an error detection/correction unit for detecting write errors in the data read from the memory cluster and correcting write errors up to n bits attributable to the data; an error judgement section for counting the number of bits showing write errors and determining the completion of proper data writing provided that the number of bits showing write errors is not greater than m ($1 \leq m \leq n$) bits in each and every memory sector.

As well as the above-described methods, the functions of the error judgment section and the error detection/correction unit can be also realized, using a computer-readable recording medium that stores programs for enabling the computer to execute predetermined functions.

Further, the invention related to a method for controlling a flash memory system can be realized by a computer-readable recording medium, which stores programs for enabling the computer to execute a procedure corresponding to the method invention.

In the invention, data erasion or writing is determined to have succeeded if errors that have

occurred in memory cells during erasion or writing are less than a predetermined correctable amount. This structure enables the provision of an error-correctable flash memory system which prevents an excessive
5 increase in unusable memory area.

Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and
10 advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out hereinafter.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

The accompanying drawings, which are incorporated
15 in and constitute a part of the specification, illustrate presently preferred embodiments of the invention, and together with the general description given above and the detailed description of the preferred embodiments given below, serve to explain the
20 principles of the invention.

FIG. 1 is a schematic block diagram of the first embodiment of flash memory system according to the invention and adapted to effectively correct errors, showing the configuration of a flash memory card used
25 in the system.

FIGS. 2A through 2C are schematic illustrations of a possible configuration of the cell array 10 in FIG. 1.

FIG. 3 is a graph showing the distribution of threshold values of a flash memory cluster after erasing data.

FIG. 4 is a graph showing the distribution of threshold values of a flash memory sector after writing data.

FIG. 5 is a graph showing the distribution of threshold values of a flash memory using a 4-valued memory system for storing 2-bit data in a memory cell.

FIG. 6 is a schematic block diagram of a flash memory system according to the invention and adapted to effectively correct errors, showing the configuration of a flash memory card used in the system, the block diagram being applicable to the second through fourth embodiments of the invention.

FIG. 7 is a schematic illustration of a possible data arrangement in a sector of a flash memory cell array.

FIG. 8 is a schematic circuit diagram of a memory cell array of a flash memory.

FIG. 9 is a flow chart of the algorithm of the operation of the memory system of FIG. 1 in a read mode, the flow chart being applicable to the fifth embodiment of the invention.

FIG. 10 is a flow chart of the algorithm of the operation of the memory system of FIG. 1 in an erase mode, the flow chart being applicable to the fifth

embodiment of the invention.

FIG. 11 is a flow chart of the algorithm of the operation of the memory system of FIG. 1 in a write mode, the flow chart being applicable to the fifth embodiment of the invention.

DETAILED DESCRIPTION OF THE INVENTION

Now, the present invention will be described by referring to the accompanying drawing that illustrates preferred embodiments of the invention.

[1st Embodiment]

FIG. 1 is a schematic block diagram of the first embodiment of flash memory system according to the invention and adapted to effectively correct errors, showing the configuration of a flash memory card used in the system. Flash memory card 1 is controlled by instructions from MPU (microprocessor unit) 2 and the host computer.

ROM (read only memory) 3 stores a control program written in there. The MPU 2 controls card interface unit 4 that is adapted to read programs from the ROM 3 and exchange data with the host computer, SRAM (static random access memory) interface/data transfer control unit 5, error detection/correction unit 7 and flash memory control unit 8.

The flash memory control unit 8 has an error judgement section 81, which error judgement section 81 allows errors in a data erase or data write mode of

operation of flash memory 9 so long as the error detection/correction unit 7 can correct the errors by means of a given algorithm so that the system is then deemed to be allowing the errors and properly operating for erasing or writing data.

Now, the operation of writing and erasing data of the card system of FIG. 1 will be described. The data transmitted from the host computer is sent to the SRAM interface/data transfer control unit 5 by way of the card interface unit 4. The SRAM interface/data transfer control unit 5 sends the data to the error detection/correction unit 7.

The error detection/correction unit 7 generates check codes (error check codes) necessary for error detection/correction when the data is read out. The data and the check code are then sent from the flash memory control unit 8 to the flash memory 9 and written into the latter. If necessary, the flash memory control unit 8 issues an erase instruction to the flash memory 9 before writing said data including the check codes to erase the data stored in the memory.

In the flash memory 9, control circuit 11 receives the data and writes it at the specified physical address of the memory cell array 10 of the flash memory 9. Then, the control circuit 11 checks if the write operation has been carried out or not and, if it determines that the write operation has been carried

out successfully, it sends status information of "pass" back to the flash memory control unit 8.

5 A similar procedure is followed for an erase operation. The control circuit 11 checks if the erase operation has been carried out or not and, if it determines that the erase operation has been carried out successfully, it sends status information of "pass" back to the flash memory control unit 8.

10 Upon receiving the "pass", the flash memory control unit 8 sends the information that the erase or write operation has been carried out successfully to the MPU 2.

15 If, on the other hand, the control circuit 11 determines that the erase or write operation has not been carried out successfully, it sends status information of "fail" back to the flash memory control unit 8. Upon receiving the "fail", the flash memory control unit 8 issues an instruction to the flash memory 9 to make the latter output information on the error condition.

20 Thus, the flash memory control unit 8 receives information on the error condition from the flash memory 9 for the "fail". If it determines that the error can be corrected on the basis of a given algorithm as a result of reading the information on the error condition, it sends information that the erase or write operation has been carried out successfully to

the MPU 2.

If, on the other hand, it determines that the error cannot be corrected on the basis of a given algorithm as a result of reading the information on the error
5 condition, it sends information that the erase or write optical has failed to the MPU 2.

Then, the MPU 2 disables the related physical address in response to the information that the erase or write operation has failed. Additionally, the MPU 2
10 replace the physical address with a spare physical address and tries the erase or write operation for another time.

Now, the operation of reading data of the card system of FIG. 1 will be described below. As a read
15 instruction is issued from the host computer to the card interface unit 4, the MPU 2 by turn issues a read instruction to the unit 8, which then issues a same read instruction to the flash memory 9.

In the flash memory 9, the control circuit 11 reads
20 the data of the specified physical address of the memory cell array 10 of the flash memory 9 and outputs it to the flash memory control unit 8. The read out data is then sent to error detection/correction unit 7, which checks if the data contains an error or not by
25 means of the check code annexed to it.

If it is determined that the data read out from the flash memory 9 contains no error as a result of the

check, the data from which the check code is removed is output to the host computer by way of the SRAM interface/data transfer control unit 5 and card interface unit 4.

5 If, on the other hand, it is determined that the data read out from the flash memory 9 contains an error but the error can be corrected as a result of the check, the error of the data is corrected by the error detection/correction unit 7 and then output to the host
10 computer. If it is determined that the error cannot be corrected as a result of the check, the MPU 2 output information that the read operation has failed to the host computer by way of the card interface 2.

 Upon receiving a second data from the host computer
15 and if the operation of processing the preceding first data has not been finished yet, the SRAM 6 temporarily stores the second data. Likewise, if a data is output to the host computer but the latter is not ready for receiving the data, the SRAM 6 also temporarily stores
20 the output data.

 FIGS. 2A through 2C are schematic illustrations of a possible configuration of the cell array 10 of FIG. 1. The cell array is divided into a plurality of memory clusters (hereinafter referred to as clusters). In the
25 illustrations, the cell array 10 is divided into 64 clusters (FIG. 2A).

 A cluster is constituted by one or more than one

memory sectors (hereinafter referred to as sectors).
In the illustrations, each cluster is constituted by 4
sectors (FIG. 2B). A cluster is used as a unit of
erasure and a sector is used as a unit for writing or
5 reading data. In currently available computers, a
sector is normally used for storing 512 bytes of data
and a cluster is normally used for storing several to
tens of several thousand bytes of data.

10 The data sent from the host computer and the check
code generated for the data by the error detection/
correction unit 7 are stored in a sector along with the
related logical address of the file management system
of the host computer. In this instance, the data is
stored on page 0 and page 1 and the check code is
15 stored in ECC0 and ECC1, while the logical address is
stored in LA (FIG. 2C).

Thus, this embodiment does not simply disables a
faulty cluster of the flash memory 9 simply according
to status information of "fail" and determines if the
20 system can be relieved of the failure or not so that
the system adapted to error detection and error
correction can be effectively exploited.

Therefore, this embodiment can effectively prevent
a defective sector or a defective cluster from
25 appearing before the system enters an error detection/
correction mode of operation if such a defect can be
remedied by the system. As a result, the embodiment

can effectively suppress any unnecessary increase of the disabled memory area of the memory system and reduce the frequency of occurrence of system failure.

While the error judgement section 81 is included
5 in the flash memory control unit 8 in the above description of the embodiment, it may alternatively be included in some other unit. The error judgement section 81 counts, using a counter 82, errors which may occur in each of data erasing and writing modes in the
10 flash memory 9. If the number of errors falls within a range in which the error detection/correction unit 7 can correct them in accordance with a predetermined algorithm, the error judgement section 81 permits the existence of the errors and judges that normal erasion
15 or writing has been executed.

Now, some of the advantages of the invention will be discussed by referring to FIGS. 3 through 5.

FIG. 3 is a graph showing the distribution of threshold values of a flash memory cluster after
20 erasing data. The threshold value is brought down below a predetermined level (in a data "1" state) by an erase operation (an operation including VERIFY/ERASE) in the flash memory.

However, there may arise an occasion where data
25 cannot be erased from one or more than one memory cells as indicated by black spots in FIG. 3. Conventionally, such an error is handled as erase failure.

FIG. 4 is a graph showing the distribution of threshold values of a flash memory sector after writing data. The through value is brought up above a predetermined level by a write operation (an operation including VERIFY/WRITE) in the flash memory.

However, there may arise an occasion where data cannot be written in one or more than one memory cells as indicated by black spots in FIG. 4. Conventionally, such an error is handled as write failure.

In other words, in conventional systems, the cluster including the memory cells that produced an error is disabled. Therefore, if it is possible to remedy such an error in the system by means of the error detection/correction unit 7 (as shown in FIG. 1), the cluster to which the memory cells that produced an error belong is deemed as defective and disabled before the system enters an error detection/correction mode of operation.

To the contrary, according to the invention, it is firstly determined if the error can be remedied by the system or not. Therefore, if most of the memory cells of the cluster operate properly and an error detecting/correcting operation can be successfully carried out on all of the several memory cells of the cluster that gave rise to the error, the cluster is not disabled but utilized as normal cluster in the system.

FIG. 5 is a graph showing the distribution of

threshold values of a flash memory using a 4-valued
memory system for storing 2-bit data in a memory cell.
As seen from FIG. 5, the width of each of the threshold
ranges for each data is narrower than that of the
5 threshold range of a 2-valued memory system for storing
1-bit data. Then, the probability of producing a write
error will be higher in a 4-valued memory system than
in a 2-valued memory system.

The present invention is particularly effective for
10 such a flash memory. When an error as shown in FIG. 5
occurs in a flash memory according to the invention, it
determines if the failure can be remedied by the system
or not. If it is determined that most of the memory
cells of a cluster operate properly and an error
15 detecting/correcting operation can be successfully
carried out on all of the several memory cells of the
cluster that gave rise to an error, the cluster is not
disabled but utilized as normal cluster in the system.

Thus, any failure that can be remedied by the
20 system are not regarded as such so that any unnecessary
increase of the disabled memory area of the memory
system can effectively be suppressed to consequently
reduce the frequency of occurrence of system failure.

[2nd Embodiment]

25 FIG. 6 is a schematic block diagram of the second
embodiment of flash memory system according to the
invention and adapted to effectively correct errors,

showing the configuration of a flash memory card used in the system, the block diagram being applicable to the second through fourth embodiments of the invention. In the FIG. 1 case, the error judgement section (81) operates in the flash memory control unit 8, while in the FIG. 6 case, an error-counting counter 112 operates in the control circuit 11 incorporated in the flash memory 9. Otherwise, the second embodiment has a configuration similar to that of the first embodiment and hence the components thereof are denoted by the same reference symbols.

Flash memory card 1 is controlled by instructions from MPU (microprocessor unit) 2 and the host computer. ROM (read only memory) 3 stores a control program written in there. The MPU 2 controls card interface unit 4 that is adapted to read programs from the ROM 3 and exchange data with the host computer, SRAM (static random access memory) interface/data transfer control unit 5, error detection/correction unit 7 and flash memory control unit 8.

In the flash memory control unit 8, control circuit 11 receives a data and carries out an erase, write or read operation at the specified physical address in the memory cell array 10.

The control circuit 11 includes error judgement section 111. The error judgement section 111 counts, using a counter 112, errors which may occur in each of

data erasing and writing modes. If the number of errors falls within a range in which the error detection/correction unit 7 can correct them in accordance with a predetermined algorithm, the error judgement section 111 permits the existence of the errors and judges that normal erasion or writing has been executed.

FIG. 7 is a schematic illustration of a possible data arrangement in a sector of a flash memory cell array, showing the configuration of sectors in the cell array 10 of the flash memory 9. In other words, FIG. 7 shows a data arrangement in the cell array 10 of FIG. 2C.

In this embodiment, a 4-valued memory system is used to store a 2 bits data in each memory cell of the flash memory. As shown in FIG. 7, data D0-x and data D1-x ($x = 0, 1, \dots, 2047$) are paired and stored in a memory cell. FIG. 5 shows the state of written data "11", that of written data "10", that of written data "01" and that of written data "00", one of which represents the state of each memory cell of the flash memory.

Additionally, error check code C0-y and error check code C1-y ($y = 0, 1, \dots, 42$) are paired as shown in the column indicated by ECC in FIG. 7 and stored in a memory cell (hereinafter error check code is referred to as check code). Check codes C0-y and C1-y are

generated in error detection/correction unit 7 in
FIG. 6. Check code C0-y is annexed to data D0-0
through D0-2047 so as to be able to correct errors for
n bits by means of a given error correction algorithm.

5 Similarly, check code C1-y is annexed to data D1-0
through D1-2047 so as to be able to correct errors of n
bits by means of a given error correction algorithm.

Thus, if n memory cells become defective in the
above embodiment, the n errors can successfully be
10 corrected. The number of bits that can be remedied is
limited by the check code length. While the check code
length is equal to 43 bits in the above instance, the
number of bits that can be remedied can be made greater
than 43 by increasing the number of memory cells if
15 necessary.

Logical addresses A0 through A5 in each of LA0
through LA6 are stored in three memory cells. In other
words, 7 sets of same address data (LA0 through LA6)
are provided. As a result, up to 3 bits can be
20 corrected for an address data Az ($z = 0$ through 5) on
the basis of majority logic (the boarder line being
defined by 4:3). Thus, it will be appreciated that up
to 3 defective memory cells can be remedied. The
number of correctable bits can be increased by
25 increasing the number of address data sets.

Keeping the above discussed data arrangement in
mind, now a principal part of the second embodiment

will be described below by referring to FIGS. 2A through 2C, FIG. 6 and FIG. 7.

5 The control circuit 11 erases the cluster in question and checks the erased state of the cluster (an operation including VERIFY/ERASE).

10 After the erasing operation, if the control circuit 11 determines that there are one or more than one sectors that contain m ($2 \leq m \leq n+1$) or more than m memory cells where the stored data have not been erased or there can be one or more than one sectors that contain m ($2 \leq m \leq n+1$) or more than m memory cells where the stored data has not been erased, it concludes that the normal erase operation has not been carried out successfully for the cluster and sends a "fail" status message back to the flash memory control unit 8.

15 For example, if $n = 2$ and $m = 3$, the system can correct errors of up to three memory cells for each sector. Assume here that each sector is allowed to make a memory cell error at the time of an erase operation so that the operation is carried out as normal erase operation. Then, if any of the sectors has a single error, the control circuit 11 sends status information of "pass" back to the flash memory control unit 8.

25 While errors of up to three memory cells are allowed in this embodiment, it is actually so arranged that only a memory cell error is allowed there in order

to provide a degree of redundancy for accommodating data errors that may arise as the system degrades with time.

5 The control circuit 11 writes data in sectors and check the written state of each of the sectors (including an optical of VERIFY/WRITE). If the control circuit 11 determines that there are m ($2 \leq m \leq n+1$) or more than m memory cells where a data has not been written or there can be m ($2 \leq m \leq n+1$) or more than m memory cells where a data has not been written, it
10 concludes that the normal write operation has not been carried out successfully for the sector and sends a "fail" status message back to the flash memory control unit 8.

15 For example, if $n = 2$ and $m = 3$, the system can correct errors of up to three memory cells for each sector. Assume here that each sector is allowed to make a memory cell error at the time of an write operation so that the operation is carried out as
20 normal write operation. Then, if any of the sectors has a single error, the control circuit 11 sends status information of "pass" back to the flash memory control unit 8.

25 Now, a third embodiment of the invention will be described also by referring to FIGS. 2A through 2C, FIG. 6 and FIG. 7. In this embodiment, a 4-valued memory system is used to store a 2 bits data in each

memory cell of the flash memory. As shown in FIG. 7, data D0-x and data D1-x ($x = 0, 1, \dots, 2047$) are paired and stored in a memory cell.

In this embodiment, the error detection/correction unit 7 divides data into a plurality of groups (symbols) for so many memory cells and generates check codes C0-1 through C0-42 and C1-1 through C1-42 so that n symbols may be corrected. Popular Reed-Solomon codes may be used for them.

With this arrangement, errors can be corrected if up to the number of memory cells equal to that of n symbols become defective. The number of symbols that can be corrected is limited by the check code length. While the check code length is equal to 43 bits in the above instance, the number of correctable symbols can be made greater than 43 by increasing the number of memory cells if necessary.

Logical addresses A0 through A5 in each of LA0 through LA6 are stored in three memory cells. In other words, 7 sets of same address data (LA0 through LA6) are provided. As a result, up to 3 bits can be corrected for an address data Az ($z = 0$ through 5) on the basis of majority logic. Thus, it will be appreciated that up to 3 defective memory cells can be remedied. The number of correctable bits can be increased by increasing the number of address data sets.

Keeping the above discussed data arrangement in

mind, now a principal part of the third embodiment will be described below by referring to FIGS. 2A through 2C, FIG. 6 and FIG. 7.

5 The control circuit 11 erases the cluster in question and checks the erased state of the cluster (an operation including VERIFY/ERASE).

10 After the erasing operation, if the control circuit 11 determines that there are one or more than one sectors that contain errors equal to m ($2 \leq m \leq n+1$) or more than m symbols or there can be one or more than one sectors that contain errors equal to m ($2 \leq m \leq n+1$) or more than m symbols, it concludes that the normal erase operation has not been carried out successfully for the cluster and sends a "fail" status message back to the flash memory control unit 8.

15 For example, if $n = 2$ and $m = 3$, the system can correct errors of up to three symbols errors for each sector. Assume here that each sector is allowed to make a symbol error at the time of an erase operation so that the operation is carried out as normal erase operation. Then, if any of the sectors has a single symbol error, the control circuit 11 sends status information of "pass" back to the flash memory control unit 8.

25 The control circuit 11 writes data in sectors and check the written state of each of the sectors (including an optical of VERIFY/WRITE). If the control

circuit 11 determines that there errors equal to
m ($2 \leq m \leq n+1$) symbols or more than m or there can be
errors equal to m ($2 \leq m \leq n+1$) or more than m symbols, it
concludes that the normal write operation has not been
5 carried out successfully for the sector and sends a
"fail" status message back to the flash memory control
unit 8.

For example, if $n = 2$ and $m = 3$, the system can
correct up to three symbol errors for each sector.

10 Assume here that each sector is allowed to make a
symbol error at the time of an write operation so that
the operation is carried out as normal write operation.
Then, if any of the sectors has a single symbol error,
the control circuit 11 sends status information of
15 "pass" back to the flash memory control unit 8.

Now, a fourth embodiment of the invention will be
described also by referring to FIGS. 2A through 2C,
FIG. 6 and FIG. 7. In this embodiment, a 2-valued
memory system is used to store a one bit data in each
20 memory cell of the flash memory. As shown in FIG. 6,
data D0-x and data D1-x ($x = 0, 1, \dots, 2047$) are
stored in a memory cell.

In this embodiment, the error detection/correction
unit 7 generates check codes C0-1 through C0-42 and
25 C1-1 through C1-42 for data D0-0 through D0-2047 and
D1-0 through D1-2047 so that n bits may be corrected.

With this arrangement, errors can be corrected if

up to n memory cells become defective. The number of bits that can be corrected is limited by the check code length. While the check code length is equal to 86 bits in the above instance, the check code length can be made greater than 86 by increasing the number of memory cells depending on the value of n if necessary.

Logical addresses A0 through A5 in each of LA0 through LA6 are stored in six memory cells. In other words, 7 sets of same address data (LA0 through LA6) are provided. As a result, up to 3 bits can be corrected for an address data Az ($z = 0$ through 5) on the basis of majority logic. Thus, it will be appreciated that up to 3 defective memory cells can be remedied. The number of correctable bits can be increased by increasing the number of address data sets.

Keeping the above discussed data arrangement in mind, now a principal part of the fourth embodiment will be described below by referring to FIGS. 2A through 2C, FIG. 6 and FIG. 7.

The control circuit 11 erases the cluster in question and checks the erased state of the cluster (an operation including VERIFY/ERASE).

After the erasing operation, if the control circuit 11 determines that there are one or more than one sectors that contain m ($2 \leq m \leq n+1$) or more than m memory cells where the stored data have not been erased or there can be one or more than one sectors that contain

m ($2 \leq m \leq n+1$) or more than m memory cells where the stored data has not been erased, it concludes that the normal erase operation has not been carried out successfully for the cluster and sends a "fail" status message back to the flash memory control unit 8.

For example, if $n = 2$ and $m = 3$, the system can correct errors of up to three memory cells for each sector. Assume here that each sector is allowed to make a memory cell error at the time of an erase operation so that the operation is carried out as normal erase operation. Then, if any of the sectors has a single error, the control circuit 11 sends status information of "pass" back to the flash memory control unit 8.

The control circuit 11 writes data in sectors and check the written state of each of the sectors (including an optical of VERIFY/WRITE). If the control circuit 11 determines that there are m ($2 \leq m \leq n+1$) or more than m errors, it concludes that the normal write operation has not been carried out successfully for the sector and sends a "fail" status message back to the flash memory control unit 8.

For example, if $n = 2$ and $m = 3$, the system can correct up to three bit errors for each sector. Assume here that each sector is allowed to make a memory cell error at the time of an write operation so that the operation is carried out as normal write operation.

Then, if any of the sectors has a single error, the control circuit 11 sends status information of "pass" back to the flash memory control unit 8.

FIG. 8 is a schematic circuit diagram of a memory cell array of a flash memory according to the invention. Note that FIG. 8 shows part of the cell array 10 of FIG. 6 and FIG. 1. Four memory cells M are connected in series and the opposite ends of the four memory cells are connected to a bit line barrel-like and a source line SRC by way of respective selection transistors S. They are referred to as NAND type memory cells. Each memory cell is adapted to store a data of two bits.

Each sector comprises a total of 2,112 memory cells connected to a single word line and stores 4,224 bits data in a manner as illustrated in FIG. 7. Each cluster comprises four sectors sandwiched by a pair of selection transistors. A write or read operation is conducted on a sector by sector basis and an erase operation is conducted on a cluster by cluster basis.

A number of NAND type memory cells M are connected in series. If one of the memory cells connected in series gives rise to an error, all the memory cells M connected in series are deemed to be defective. For example, if four memory cells are connected in series and one of them becomes defective and no longer electrically conductive, all the remaining three memory

cells are also deemed to be no longer electrically
conductive.

With such an arrangement of memory cells, the
control circuit 11 of FIG. 1 (or that of FIG. 6) cannot
5 discriminate the defective memory cell and the other
three memory cells. Then, it determines that each of
the memory cells (1 NAND cell) becomes defective.

In view of this fact, it may be appreciated that a
cluster (or a sector) does not necessarily have to be
10 disabled if it gives rise to an error and may often
operate properly as normal cluster (or sector).
Therefore, excessive occurrences of defective sectors
and those of defective clusters can be suppressed for
NAND type cells by applying the method of the present
15 invention. As a result, any unnecessary increase of
disabled memory areas in a memory system of the type
under consideration can be suppressed to consequently
reduce the rate of occurrence of faulty systems.

FIG. 9, FIG. 10 and FIG. 11 are flow charts of the
20 algorithms of the operations of the memory system of
FIG. 1 in different modes, the flow charts being
applicable to the fifth embodiment of the invention.
FIG. 9 is for a read mode and FIG. 10 is for an erase
mode of operation of the memory system, whereas FIG. 11
25 is for a write mode of operation.

Firstly, the algorithm of the operation of the
memory system in a read mode will be described by

referring to FIG. 9. Upon receiving a read request from the host computer, the system starts a read operation (Step S1). Then, the flash memory control unit 8 issues a read instruction to the flash memory 9 (Step S2). Subsequently, as the physical address of the sector from which a data is be read is specified (Step S3), the control circuit 11 outputs the data from the corresponding cell array 10 to the flash memory control unit 8 so that the flash memory control unit 8 acquires the data (Step S4).

The flash memory control unit 8 transfers the data to error detection/correction unit 7, which error detection/correction unit 7 by turn detects the number of errors in the sector (Step S5). The number of errors is expressed in terms of number of bits if the error correction method uses a bit as unit and in terms of number of symbols if the error correction method uses a symbol as unit.

The existence or non-existence of an error is detected (Step S6) and, if it is determined that there is no error (Step S7) as a result of the detection, the data read out from the flash memory 9 is directly output to the host computer except the check code to terminate the read operation (Step S11).

If it is determined that there is at least an error, then it is determined if the number of errors is equal to or less than the number of correctable errors (3 in

this embodiment) (Step S8) and if the number of errors is equal to or less than the number of correctable errors, the errors are corrected (Step S9). As a result, it is determined that the read operation is carried out successfully (Step S7) and the corrected data is output to the host computer except the check code to terminate the read operation (Step S11).

If the number of errors is more than the number of correctable errors, it is determined that the read operation is unsuccessful (Step S10) and the host computer is notified of the unsuccessful result to terminate the read operation (Step S11).

Now, the algorithm of the operation of the memory system in an erase mode will be described by referring to FIG. 10. Upon receiving an erase instruction from the host computer or when an erase instruction is issued from the MPU 2 prior to a data writing operation of the host computer, an erase operation starts (Step S12). Then, the flash memory control unit 8 issues an erase command to the flash memory 9 (Step S13).

Subsequently, as the physical address of the cluster from which the data is erased is specified (Step S14), the control circuit 11 erases the data of the cluster having the specified physical address from the cell array 10 (an operation including VERIFY/ERASE).

The control circuit 11 checks if the erase operation is carried out successfully or not and

prepares for outputting status information for the erase operation. Then, the flash memory control unit 8 reads out the status information for the erase operation from the flash memory 9 (Step S15).

5 The control circuit 11 determines if the status information is that of "pass" or not (Step S16). If the status information is that of "pass", it determines that the erase operation is carried out successfully (Step S17) and terminates the erase operation (Step
10 S21). If the status information is not that of "pass", the flash memory control unit 8 reads out the data of the memory cells from the flash memory 9 (Step S18).

 Then, the flash memory control unit 8 counts the number of errors by means of the counter provided for
15 this purpose, using the data read out in Step S18. Then, it determines if the counted number is greater than 1 or not (Step S19) and if the counted number is not greater than 1, it determines that the erase operation is successfully carried out (Step S17) and
20 terminates the erase operation (Step S21).

 The error judgement section 81 of FIG. 1 is typically responsible for the operation of above Step S19. More specifically, the number of errors counted in terms of bits, cells or symbols in Step S19
25 depending on the error correction method used in the system. If the counter number of errors is greater than 1, the section 81 determines that the erase

operation is not successful (Step S20) and the MPU 2 disables the cluster and terminates the erase operation.

Now, the algorithm of the operation of the memory system in a write mode will be described by referring to FIG. 11. Upon receiving a write instruction from the host computer, a write operation starts (Step S22). Then, the error detection/correction unit 7 generates a check code from the data input by the host computer (Step S23). The flash memory control unit 8 issues a write command to the flash memory 9 (Step S24). Subsequently, the physical address of the sector where a data is written is specified (Step S25) and the data to be written, the check code and the physical address are input to the flash memory 9 (Step S26).

Then, the control circuit 11 writes the data onto the sector of the cell array 10 having the specified physical address. The control circuit 11 checks if the write operation is carried out successfully or not and prepares for outputting status information for the write operation. Then, the flash memory control unit 8 reads out the status information for the write operation from the flash memory 9 (Step S27).

The control circuit 11 determines if the status information is that of "pass" or not (Step S28). If the status information is that of "pass", it determines that the write operation is carried out successfully (Step S29) and terminates the write operation (Step

S33). If the status information is not that of "pass", the flash memory control unit 8 reads out the data of the memory cells from the flash memory 9 (Step S30).

5 Then, the flash memory control unit 8 counts the number of errors by means of the counter provided for this purpose, using the data read out in Step S30. Then, it determines if the counted number is greater than 1 or not (Step S31) and if the counted number is not greater than 1, it determines that the write operation is successfully carried out (Step S29) and
10 terminates the write operation (Step S33).

The error judgement section 81 of FIG. 1 is typically responsible for the operation of above Step S31. More specifically, the number of errors
15 counted in terms of bits, cells or symbols in Step S31 depending on the error correction method used in the system. If the counter number of errors is greater than 1, the section 81 determines that the write operation is not successful (Step S20) and the
20 MPU 2 disables the cluster and terminates the write operation.

In any of the above described embodiments of error correctable flash memory system according to the invention, there are provided groups of memory units,
25 each comprising a plurality of flash memory cells where data are erased or written, and errors can be detected and corrected out of the data read out from the groups

of memory units if the number of errors is found below
a predetermined level. When the data of the groups of
memory units are modified and the data stored in the
groups of memory units are checked for the state in
5 which the data are stored, errors may be detected
because the data are not stored in a desired state.
However, if the number of errors is found below a
predetermined level and hence can be detected and
corrected, the system deems that the data are stored in
10 the groups of memory units in a desired state.

Thus, in a flash memory system according to the
invention, if the number of errors produced as a result
of an erase or write operation is below a predetermined
level and hence can be corrected, it deems that the
15 erase or write operation is successful. As a result,
any unnecessary increase of disabled memory areas in a
flash memory system according to the invention can be
suppressed to consequently reduce the rate of
occurrence of faulty systems and improve the
20 reliability.

In the embodiments of the invention, the functions
of the error judgement section and the error
detection/correction unit can be also realized by
software. As well as the above-described methods, the
25 functions of the error judgement section and the error
detection/correction unit can be also realized, using a
computer-readable recording medium that stores programs

for enabling the computer to execute predetermined functions. The present invention is by no means limited to the above embodiments. The flash memory may not necessarily comprise NAND type memory cells. It
5 may alternatively comprise NOR type memory cells, virtual grand memory cells or memory cells of some other type.

While each cluster comprises four sectors in the above description, it may alternative comprise eight,
10 nine, sixteen or more sectors depending on the desired characteristics of the system. Still alternatively, a cluster may comprise only a sector.

When a memory cell is designed to store a 2^k value ($k \geq 2$), it is possible to allow the presence of a total
15 of k n -bit logical sectors in n memory cell groups. Thus, the present invention is feasible when memory sectors do not show a 1 to 1 correspondence relative to physical memory cell groups.

The present invention can be modified or altered in
20 various different ways without departing from the scope of the invention.

Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to
25 the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the

WHAT IS CLAIMED IS:

1. A method of controlling a flash memory system comprising steps of:

5 modifying the data of a group of memory units, each having a plurality of flash memory cells adapted to erasing data therefrom and writing data therein;

 checking for the presence or absence of an error of not properly modifying said data of said group of memory units; and

10 determining the completion of proper modification of said data of said group of memory units provided that an error is detected and said error can be corrected.

15 2. A method of controlling a flash memory system comprising steps of:

 erasing the data written in a group of memory units, each having a plurality of flash memory cells adapted to erasing data therefrom and writing data therein;

20 reading the data written in said group of memory units having said data erased and checking the completion of proper erasure of said data;

 counting the number of errors of not being properly erased provided that said data are not properly erased as a result of said checking step; and

25 determining the completion of proper erasure of said data of said group of memory units provided that the counted number of errors is within a correctable

range.

3. A method of controlling a flash memory system comprising steps of:

5 writing data in a group of memory units, each having a plurality of flash memory cells adapted to erasing data therefrom and writing data therein;

reading the data written in said group of memory units and checking the completion of proper writing of said data;

10 counting the number of errors of not being properly written provided that said data are not properly written as a result of said checking step; and

15 determining the completion of proper writing of said data of said group of memory units provided that the counted number of errors is within a correctable range.

4. A flash memory system comprising:

20 a group of memory units, each having a plurality of flash memory cells adapted to erasing data therefrom and writing data therein;

an error detection/correction unit for reading the data written in said group of memory unit and detecting/correcting errors up to a predetermined number;

25 an error judgement section for counting the number of errors detected by said error detection/correction unit and determining the completion of proper data

modification of data provided that the number of errors detected by said error detection/correction unit is not greater than said predetermined number.

5. A flash memory system comprising:

5 a memory cluster having a plurality of flash memory cells adapted to erasing data therefrom and writing data therein;

at least one or more than one memory sectors constituting said memory cluster;

10 a flash memory control unit for ordering erasure of the data written in said memory cluster;

an error detection/correction unit for detecting erase errors in the data read from said memory cluster and correcting erase errors up to n attributable to memory cells;

15 an error judgement section for counting the erase errors of each memory sector and determining the completion of proper data erasure provided that the number of memory cells storing unerased data is not greater than m ($1 \leq m \leq n$) in each and every memory sector.

6. A flash memory system comprising:

a memory cluster having a plurality of flash memory cells adapted to erasing data therefrom and writing data therein;

25 at least one or more than one memory sectors constituting said memory cluster;

a flash memory control unit for ordering erasure of

the data written in said memory cluster;

an error detection/correction unit for detecting
erase errors in the data read from said memory cluster
and correcting erase errors up to n symbols ($1 \text{ symbol} =$
5 $k \text{ bits}$, $k \geq 2$) attributable to the data;

a counter unit for counting the number of symbols
showing erase errors and contained in each memory
sector;

an error judgement section for determining the
10 completion of proper data modification provided that
the number of symbols showing erase errors is not
greater than m ($1 \leq m \leq n$) in each and every memory sector.

7. A flash memory system comprising:

a memory cluster comprising a plurality of external
15 flash memory cells;

at least one or more than one memory sectors
constituting said memory cluster;

a flash memory control unit for ordering writing of
the data in said memory sectors;

20 an error detection/correction unit for detecting
errors in the data read from said memory cluster and
correcting erase errors up to n attributable to flash
memory cells;

an error judgement section for counting the number
25 of memory cells defective in terms of writing and
contained in each memory sector and determining the
completion of proper data writing provided that the

number of memory cells defective in terms of writing is not greater than n in each and every memory sector.

8. A flash memory system comprising:

memory sectors having a plurality of flash memory
5 cells;

a flash memory control unit for ordering writing of the data in each of said memory sectors;

an error detection/correction unit for detecting
write errors in the data read from said memory cluster
10 and correcting write errors up to n symbols ($1 \text{ symbol} = k \text{ bits}, k \geq 2$) attributable to the data;

an error judgement section for counting the number of symbols defective in terms of writing as detected by said detection unit aid and determining the completion
15 of proper data modification provided that the number of symbols showing errors is not greater than m ($1 \leq m \leq n$) in each and every memory sector.

9. A flash memory system comprising:

a memory cluster comprising a plurality of external
20 flash memory cells;

at least one or more than one memory sectors constituting said memory cluster;

a flash memory control unit for ordering writing of the data in said memory sectors;

25 an error detection/correction unit for detecting write errors in the data read from said memory cluster and correcting write errors up to n bits attributable

to the data;

an error judgement section for counting the number of bits showing write errors and determining the completion of proper data writing provided that the
5 number of bits showing write errors is not greater than m ($1 \leq m \leq n$) bits in each and every memory sector.

10. A flash memory system comprising:

a memory unit, including a plurality of flash memory cells, for storing data which can be
10 electrically changed;

a control circuit for reading out the data stored in said memory unit and for controlling said memory unit in order to change the data stored in said memory unit;

15 an error detection and correction unit for detecting whether an error has been occurred in read-out data read out by said control circuit and for correcting errors in the read-out data;

an error judgement section, being implemented
20 independent of said error detection and correction unit, for counting the number of failure data regarded as having not been successfully stored in the memory unit;

wherein said flash system settles that changing of data has been successfully done if the number of
25 failure data is not larger than predetermined number, said predetermined number satisfying the condition that the predetermined number of failure data can be

corrected by said error detection and correction unit.

11. The flash memory system according to claim 10,
wherein said predetermined number is one.

12. The flash memory system according to claim 10,
5 wherein a data length of each data stored in said
memory unit is one bit.

13. The flash memory system according to claim 10,
wherein a data length of each data stored in said
memory unit is larger than one bit.

10 14. A flash memory device comprising:

a memory unit, including a plurality of flash
memory cells, for storing data which can be
electrically changed;

15 a control circuit for reading out the data stored
in said memory unit and for controlling said memory
unit in order to change the data stored in said memory
unit;

20 an error judgement section, being included in said
control circuit, for counting the number of failure
data regarded as having not been successfully stored in
the memory unit;

25 wherein, if the number of failure data is not
larger than predetermined number, said control circuit
outputs status data which means that changing of data
has been successfully done.

15. The flash memory device according to claim 14,
wherein said predetermined number is one.

16. The flash memory device according to claim 14,
wherein a data length of each data stored in said
memory unit is one bit.

17. The flash memory device according to claim 14,
5 wherein a data length of each data stored in said
memory unit is larger than one bit.

18. A flash memory device comprising:

a group of memory units, each having a plurality of
flash memory cells adapted to erasing data therefrom
10 and writing data therein;

an error judgement section for determining the
completion of proper data modification of data provided
that the number of errors detected by an error
detection/correction unit detecting/correcting errors
15 in the data written in said group of memory units is
not greater than a predetermined number.

19. A flash memory device comprising:

a group of memory units, each having a plurality of
flash memory cells adapted to erasing data therefrom
20 and writing data therein;

an error detection/correction unit for reading the
data written in said group of memory unit and
detecting/correcting errors up to a predetermined
number;

25 an error judgement section for counting the number
of errors detected by said error detection/correction
unit and determining the completion of proper data

modification of data provided that the number of errors detected by said error detection/correction unit is not greater than said predetermined number.

20. A computer-readable recording medium storing a
5 program for realizing in a computer:

a function of ordering modification of data to an external memory device containing a group of memory units, each having a plurality of flash memory cells adapted to erasing data therefrom and writing data
10 therein; and

a function of checking for the presence or absence of an error of not properly modifying said data of said group of memory units and determining the completion of proper modification of said data of said group of
15 memory units provided that an error is detected and said error can be corrected.

21. A computer-readable recording medium storing a program for realizing in a computer;

a function of ordering erasure of the data written
20 in a group of memory units, each having a plurality of flash memory cells adapted to erasing data therefrom and writing data therein; and

a function of reading the data written in said group of memory units having said data erased and
25 checking the completion of proper erasure of said data, counting the number of errors of not being properly erased provided that said data are not properly erased

as a result of said checking step and determining the completion of proper erasure of said data of said group of memory units provided that the counted number of errors is within a correctable range.

5 22. A computer-readable recording medium storing a program for realizing in a computer;

 a function of ordering writing of data written in a group of memory units, each having a plurality of flash memory cells adapted to erasing data therefrom and
10 writing data therein; and

 a function of reading the data written in said group of memory units and checking the completion of proper writing of said data counting the number of errors of not being properly written provided that said
15 data are not properly written as a result of said checking step and determining the completion of proper writing of said data of said group of memory units provided that the counted number of errors is within a correctable range.

ABSTRACT OF THE DISCLOSURE

A method of correcting errors of a flash memory comprises steps of modifying the data of a group of memory units, each having a plurality of flash memory cells adapted to erasing data therefrom and writing data therein, checking for the presence or absence of an error of not properly modifying the data of the group of memory units and determining the completion of proper modification of the data of the group of memory units provided that an error is detected and the error can be corrected.




FIG. 1




FIG. 2C

FIG. 2B

FIG. 2A




FIG. 7




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 8




FIG. 9




FIG. 10




FIG. 11

DECLARATION FOR PATENT APPLICATION

As a below named inventor, I declare:

that I verily believe myself to be the original, first and sole (if only one individual inventor is listed below) or an original, first and joint inventor (if more than one individual inventor is listed below) of the invention in

FLASH MEMORY CONTROL METHOD, FLASH MEMORY SYSTEM USING
THE CONTROL METHOD AND FLASH MEMORY DEVICE USING THE
CONTROL METHOD

the specification of which is attached hereto unless the following box is checked.

☐ was filed on _____ as United States Application
or PCT International Application No. _____, and
was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information of which is material to patentability as defined in 37 CFR 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365 (b) of any foreign application(s) for patent or inventor's certificate, or 35 U.S.C. 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed:

<u>Country</u>	<u>Category</u>	<u>Application No.</u>	<u>Filing Date</u>	<u>Priority Claim</u>
Japan	Patent	10-351435	December 10, 1998	Yes

And I hereby appoint Stuart Lubitz (Reg.No. 20,680), Richard H. Zaitlen (Reg.No. 27,248), Alex Chartove (Reg.No. 31,942), David M. Simon (Reg.No. 32,756), Jay M. Finkelstein (Reg.No. 21,082), Roger R. Wise (Reg.No. 31,204), William K. Konrad (Reg.No. 28,868), Louis A. Mok (Reg.No. 22,585), John P. Scherlacher (Reg.No. 23,009), Gary D. Mann (Reg.No. 34,867), Don F. Livornese (Reg.No. 32,040), Ted Rittmaster (Reg.No. 32,933), Paul H. Kovelman (Reg.No. 35,228), David L. Lubitz (Reg.No. 38,229), Paul G. Nagy (Reg.No. 37,896), Weining Yang (Reg.No. 38,690), Chris P. Perque (Reg.No. 37,696), Joseph F. Vonsauers (Reg.No. 27,253), Philippe O. Erwin (Reg.No. 38,132), David W. Victor (Reg.No. 39,867), Jonathan Y. Kang (Reg.No. 38,199) and Randall C. Furlong (Reg.No. 35,144), each of whose address is 10100 Santa Monica Boulevard, Suite 2200, Los Angeles, California 90067-4164, or anyone of them my attorneys with full power of substitution and revocation to prosecute this application and to transact all business in the Patent & Trademark Office connected therewith, and request that correspondence be directed to Loeb & Loeb LLP, 10100 Santa Monica Boulevard, Suite 2200, Los Angeles, California 90067-4164.

I declare further that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I declare further that my post office address is at c/o Intellectual Property Division, KABUSHIKI KAISHA TOSHIBA, 1-1 Shibaura 1-chome, Minato-ku, Tokyo 105-8001, Japan; and that my citizenship and residence are as stated below next to my name:

Inventor: (Signature)

Date _____

Residence

Date: DEC. -2. 1999

Citizen of: Japan

Yokohama-shi, Japan

Tomoharu Tanaka

Date:

Citizen of: Japan

Date:

Citizen of: Japan

Date:

Citizen of: Japan

Date :

Citizen of: Japan

Date:

Citizen of: Japan

Date:

Citizen of: Japan

Date:

Citizen of: Japan

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Tomoharu TANAKA

Serial No: Not assigned

Filed: December 8, 1999

For: FLASH MEMORY CONTROL METHOD, FLASH
MEMORY SYSTEM USING THE CONTROL
METHOD AND FLASH MEMORY DEVICE USING
CONTROL METHOD

Art Unit: Not assigned

Examiner: Not assigned

ASSOCIATE POWER OF ATTORNEY
(37 C.F.R. § 1.34)

Box PATENT APPLICATION
Assistant Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

Please recognize as Associate Attorney in this case:

*LEWIS ANTEN, Reg. No. 26,604; HIDEO KODA, Reg. No. 27,729; WILLIAM H.
WRIGHT, Reg. No. 36,312; F. JASON FAR-HADIAN, Reg. No. 42-523*
Loeb & Loeb LLP
10100 Santa Monica Blvd., 22nd Floor
Los Angeles, California 90067-4164
310-282-2000

Respectfully submitted

LOEB & LOEB LLP

By:


Louis A. Mok

Registration No. 22,585

Attorney for Applicant(s)

Date: December 8, 1999

10100 Santa Monica Blvd., 22nd Floor
Los Angeles, California 90067-4164
Telephone: 310-282-2000
Facsimile: 310-282-2192